Description
Chapter 1: State of the Art Programmable Logic 1
Chapter 2: Vivado Design Tools 17Chapter 3: IP Flows 23Chapter 4: Gigabit Transceivers 35Chapter 5: Memory Controllers 49Chapter 6: Processor Options 65Chapter 7: Vivado IP Integrator 75Chapter 8: SysGen for DSP 85Chapter 9: Synthesis 97Chapter 10: C Based Design 111Chapter 11: Simulation 127Chapter 12: Clocking 141Chapter 13: Stacked Silicon Interconnect (SSI) 155Chapter 14: Timing Closure 167Chapter 15: Power Analysis and Optimization 179Chapter 16: System Monitor 191Chapter 17: Hardware Debug 205Chapter 18: Emulation Using FPGAs 221Chapter 19: Partial Reconfiguration & Hierarchical Design 239
Author: Sanjay Churiwala
Publisher: Springer
Published: 07/07/2018
Pages: 260
Binding Type: Paperback
Weight: 0.85lbs
Size: 9.21h x 6.14w x 0.57d
ISBN13: 9783319825816
ISBN10: 331982581X
BISAC Categories:
- Technology & Engineering | Electronics | Circuits | General
- Computers | Computer Architecture
- Computers | Hardware | Mainframes & Minicomputers
About the Author
Sanjay Churiwala is Senior Director of Engineering for Xilinx India Technology Services. He has extensive experience in the field of EDA and semiconductors R&D, as well as customer-interaction. He specializes in Clock Domain Crossings and Synchronization, STA, Power, Synthesis, Simulation, Rule based static checkers, Cell Characterization and Modeling.
This title is not returnable